Abstract-
I. INTRODUCTION
Fast Fourier Transform (FFT) has been used in a wide range of applications, such as wide-band mobile digital communication system based on Orthogonal Frequency Division Multiplexing (OFDM) principle [ 1, 21, where the system implementation is only feasible when the equipment complexity and power consumption are greatly reduced by utilizing a real-time FFT transformer to replace the bank of (de)modulators for each individual sub-carriers. FFT operation has been proven to be both computational intensive, in terms of arithmetic operations, and communicational intensive, in terms of data swapping/exchanging in the storage. For real-time processing of EFT transform, O(10g N ) arithmetic operations are required per sample cycle, where N is the length of the transform. High speed real-time processing can be accomplished in two different ways. In a conventional, general purpose processor approach, a single processor driven to a very high clock frequency, which is O(1og N ) times the sampling frequency, is used to carry out the operation. While in an application specific approach, parallel or concurrendpipelined processors, operating on a clock frequency close or equivalent to the sampling frequency, are used to attain the performance. Analysis has shown that the second approach is more preferable when power consumption is limited by the application environment, such as in mobile communication [3].
Pipeline FFT processor is a class of architectures for application specific real-time D I T computation utilizing fast algorithms. It is characterized by non-stopping processing on a clock frequency of the input data sampling. A lower clock frequency is a clear advantage for pipeline architectures, when either a high speed processing or a low power solution is sought. In addition, pipeline structure is highly regular, which can be easily scaled and parameterized when Hardware Description Language (HDL) is used in the design. It is also more flexible when transforms of different lengths are to be computed with the same chip.
In this paper we present the implementation of a 1024-point pipeline FFT processor based on a new FFT algorithm. In the following section, pipeline FFT processors are briefly reviewed. Then the new architecture is presented as compared with previous ones. Functional and physical implementation issues are discussed in the subsequent section. Finally we conclude with a brief performance estimation of the newly designed 1K EFT chip.
PIPELINE FFT PROCESSOR ARCHITECTURES
The architecture design for pipeline FFT processor had been the subject of intensive research as early as in 70's when realtime processing was demanded in such applications as radar signal processing [4] . Several architectures have been proposed over the last 2 decades. Here different approaches are put into functional blocks with unified terminology. The additive butterfly has been separated from multiplier to show the hardware requirement distinctively, as in Fig. 1 . The control and twiddle factor reading mechanism have been also omitted for clarity. All data and arithmetic operations are complex, and a constraint that N is a power of 4 applies.
R2MDC:
Radix-2 Multi-path Delay Commutator [4] was probably the most classical approach for pipeline implementation of radix-2 FFT algorithm. The input sequence has been broken into two parallel data stream flowing forward, with correct "distance" between the data elements entering the butterfly scheduled by proper delays. Both butterflies and multipliers are in 50% utilization. 
R4SDF:
Radix-4 Single-path Delay Feedback [6] was proposed as a radix-4 version of R2SDF, employing CORDICl iterations. The utilization of multipliers has been increased to 7.5% by storing 3 out of 4 radix-4 butterfly outputs. However, the utilization of the radix-4 butterfly, which is fairly complicated and contains at least 8 complex adders, is,dFopped to only 25%. It requires log, N -1 multipliers, log, N full radix-4 butterflies and storage of size N -1.
R4MDC:
Radix-4 Multi-path Delay Commutator [4] is a radix-4 version of R2MDC. It has been used as the architecture for the initial VLSI implementation of pipeline FFT processor [7] and massive wafer scale integration 'The Coordinate Rotational Digital Computer [SI. However, it suffers from low, 25%, utilization of all components, which can be compensated only in some special applications where four FFTs are being processed simultaneously. It requires 3 log, N multipliers, log, N full radix-4 butterflies and 5/2N -4 registers.
R4SDC:
Radix-4 Single-path Delay Commutator [9] uses a modified radix-4 algorithm with programable 1/4 radix-4 butterflies to achieve higher, 7.5% utilization of multipliers. A multiplexed Delay-Commutator also reduces the memory requirement to 2N -2 from 5/2N -1, that ofR4MDC. The butterfly and delay-commutator become relatively complicated due to programmability requirement. R4SDC has been used recently in building the largest ever single chip pipeline FFT processor for HDTV application [ 
101.
A swift skimming through of the architectures listed above reveals the distinctive merits of the different approaches: First, the delay-feedback approaches are always more efficient than corresponding delay-commutator approaches in terms of memory utilization since the butterfly output share the same storage with its input. Second, radix-4 algorithm based single-path architectures have higher multiplier utilization, however, radix-2 algorithm based architectures have simpler butterflies which are better utilized. The new approach developed in the following sections is highly motivated by these observations.
RADIX-2' FFT ALGORITHM BASED ARCHITECTURE
As it has been well known, VLSI complexity is related not only to the number of operations required for the computation, but also to the structure of the algorithm. Efficient resources utilization requires spatial regularity of the operations in the Signal Flow Graph (SFG), so that pipelines can be fully scheduled.
The bandwidth constraint of on-chip communication also demands that the fan-in and fan-out of each processing node in the SFG to be small. For example, radix-2 butterfly is better in this respect than that of radix-4. With these considerations in mind, a hardware oriented radix-2' FFT algorithm has been derived recently to restructure the SFG for efficient VLSI implementation [ 1 I]. The SFG of a 16-point Decimation-In-Frequency (DIF) radix-2' FFT is shown in Fig. 2 , where small diamonds represent trivial multiplication by W:', = -j, which involves only real-imaginary swapping and sign inversion.
A unique feature of the Radix-2' FFT algorithm is that it has the same multiplicative complexity as radix-4 algorithms, but still retains the radix-2 SFG structure. The multiplicative operations are in such an arrangement that only every other column has non-trivial multiplications. This is a great structural advantage over other algorithms when pipeline architecture is under consideration.
Mapping r a d i~-2~ DIF FFT algorithm to R2SDF architecture discussed in above section, a new architecture of Radix-2' 7.5.2 Single-path Delay Feedback (R2'SDF) approach is obtained [12] . Fig. 3 outlines an implementation of the R22SDF architecture for N = 256. Note the similarity of the data-path to R2SDF and the reduced number of multipliers. The implementation uses two types of butterflies, one identical to that in R2SDF, the other contains also the logic to implement the trivial twiddle factor multiplication.
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For easy reading, base-4 logarithm is used whenever applicable. It shows R22SDF has reached the minimum requirement for both multiplier and the storage, and only second to R4SDC for adder. This makes it an ideal architecture for VLSI implementation of pipeline FFT processors.
IV. FUNCTIONALITY IMPLEMENTATION
The architecture proposed in the above section has been modeled in hardware description language VHDL with generic parameters for transform length and word-length, using fixed point arithmetic. Implementation details, such as the control logic for forwardhnverse transform, wordlength variation and scaling are taken into consideration. Data by-pathing has been provided so that shorter transforms can be also carried out on a design for longer transform, as'long as the transform lengths are of integer power of 2. Special scheduling has been also arranged for "loose" pipeline to allow an arbitrary gap between 2 successive data frames. This happens, for example, when a prefix insertion is required for OFDM system. The arezdpower consumption in the pipeline architectures is dominated by the First-In First-Out (FIFO) register files at each stage and the complex multipliers at every other stage. To reduce the switching activities due to the unnecessary data moving in the FIFO, reconstruct the storage is mandatory. A known approach is to construct FIFO with 2-port RAM with read and write addresses displaced by a constant [ 131, as shown in Fig. 4(i) . The main drawback of using 2-port RAM is that each RAM cell takes an area 33% larger than the corresponding single port RAM cell [14] , and it consumes more power due to constant read/write operation. 
The hardware requirement of proposed architecture as compared with various approaches is shown in Table 1 , where not only the number of complex multipliers, adders and memory size but also the control complexity are listed for comparison. double-word RAM is used, as shown in Fig. 4 (ii). The read and write operations are interleaved and each of them is active every other clock cycle.
For complex multiplier, the other dominant component in the architecture, an efficient structure based on distributed arithmetic has been used to reduce the arezdpower consumption for the operation [ 151. Targeting on applications in OFDM systems, a Signal-ToQuantization-Noise-Ratio (SQNR) higher than 40dB has been specified with inputloutput interface wordlength set to 12x2bit complex word. Applying gradual wordlength growth up-to 16x2bit and programmable scaling control, a SQNR of 51dB has been obtained for white noise input.
v. PHYSICAL LAYOUT AND TESTING CONSIDERATIONS
A design for 1024 complex point FFT has been synthesized using the VHDL model described above with a standard cell library and a RAWROM generator in 0 . 5~ CMOS technology. The synthesized chip consists 6 RAM modules of different sizes, 2 ROM modules and over 21K standard cells, in which 2K are flip-flops. A clock trunk driven by parallel drivers in the library is employed to reduce the clock skew. Placed and routed with a channelless router, the design takes an area of 5 x 8 m 2 . A unique testing strategy has been used on the chip which exploits the design's capability to compute different length FFTs. With just a few additional test pins, testing vector can be applied in parallel at primary input pins, which not only reduces the degradation of performance due to testing overhead, but also greatly accelerates the testing procedure. Detailed discussion of the scheme is beyond the scope of this paper and is deferred elsewhere.
VI. CONCLUSION
A chip for pipelined processing 1024-point lTT has been implemented in 0 . 5~ CMOS technology and sent for fabrication. The architecture is based on a new form of FFT, which minimizes both complex multiplier and data memory, the dominant components in the implementation, resulting in smaller area and lower power consumption. VHDL is used to model and synthesis the design. The chip can be used to compute forward and inverse FFT of 2", n = 0 , 1 , . . . , 10 complex points, with real time sampling frequency well above 20MHz undeI
